"Performance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology" in IOSR Journal of VLSI & Signal Processing in 2015
"Low-power, Low-Transition Test Pattern Generator in Logic BIST Schemes" in IJSER in 2014