



Gayatri Vidya Parishad College of Engineering for Women (Autonomous)

Madhurawada, Visakhapatnam

(Affiliated to Andhra University, Visakhapatnam)

I B.Tech. II Semester – Regular Examinations, June/ July – 2025

Subject Name: Digital Logic Design [24EC11RC05]

Max. Marks: 70 M

Faculty Name : P V K Chaitanya

Branches: ECE, CSE, CSE(AIML), IT

SCHEME OF VALUATION

Q No	Weightage	Total Marks
1 (a)	Decimal to hexadecimal ----- 2M Decimal to octal ----- 2M Binary to hexadecimal ----- 1.5M Binary to octal ----- 1.5M	7
1 (b)	Bit location Table ----- 3M Parity bits generation ----- 3M Hamming code with Parity bits ----- 1M	7
2 (a)	For each subtraction Binary 2's complement representation ----- 1.5M 2's complement subtraction ----- 2M	7
2 (b)	BCD Representation ----- 3M Excess-3 Representation ----- 2M Excess-3 Representation ----- 2M	7
3 (a)	Representation as product terms ----- 2M Minimization using Boolean algebra ----- 5M or Representing on K Map ----- 2M Grouping the 1's ----- 2M Product terms and Minimized expression ----- 3M	7
3 (b)	Representing on K Map ----- 2M Grouping the 1's ----- 2M Product terms and Minimized expression ----- 3M or Minimization using Boolean algebra ----- 7M	7
4 (a)	NAND Realization ----- 7M	7
4 (b)	Representing on K Map ----- 1M Grouping the 1's ----- 1M Product terms and Minimized expression ----- 2M NAND Realization ----- 3M	7
5 (a)	Combinational Logic Circuit definition ----- 1M Full Adder Truth table and output expressions ----- 3M Full Adder Implementation using Half adders ----- 3M	7
5 (b)	Implementation of a BCD Adder using 4-bit adders ----- 5M Explanation ----- 2M	7



Gayatri Vidya Parishad College of Engineering for Women (Autonomous)

Madhurawada, Visakhapatnam

(Affiliated to Andhra University, Visakhapatnam)

I B.Tech. II Semester – Regular Examinations, June/ July – 2025

6 (a)	Implementation of a 4-bit binary parallel adder/subtractor Explanation	----- 5M ----- 2M	7
6 (b)	2:4 Decoder using NAND gates 2:4 Decoder using NOR gates Explanation	----- 3M ----- 2M ----- 2M	7
7 (a)	Conversion/ Excitation Table K Map Simplification for S and R logic functions Logic Diagram	----- 3M ----- 2M ----- 2M	7
7 (b)	Implementation of a 4-bit bidirectional shift register Explanation	----- 5M ----- 2M	7
8	Drawback of JK Flipflop Master-Slave JK Flipflop	----- 2M ----- 5M	7
9	Excitation Table of counter K Map Simplification Logic Diagram of counter	----- 3M ----- 2M ----- 2M	7
10 (a)	Design Explanation State Diagram	----- 3M ----- 4M	7
10 (b)	State Reduction definition Advantages	----- 3M ----- 4M	7

verified
(Dr. H. Mani
Kumari)

P V K Chaitanya
Assistant Professor
Department of ECE