GAYATRI VIDYA PARISHAD COLLEGE OF ENGINEERING FOR WOMEN

(AUTONOMOUS)

(Affiliated to Andhra University, Visakhapatnam)

II B. Tech I Semester Regular Examinations, Nov- 2025

COMPUTER ORGANIZATION - 24CT11RC11

(Common to CSE, IT)

SCHEME OF VALUATION

Q. No.	Sub	Scheme of Evaluation	Marks
	Q. No.		allotted
-1.	a.	Micro-operation	1
		• Three Types	0*2 (
		1. Logical shift 2. Circular shift 3. Arithmetic shift	2*3=6
1,	b.	 Definition of arithmetic shift & Convert to decimal (two's 	3
		complement)	
		Perform Arithmetic Shift Right (ashr) & Convert to decimal	2
		Detect Overflow Perform Arithmetic Shift Left (ashl)	2
2.	-	Definition of Resister, RTL & Operations	5
		Register Nomenclature	3
		 Solution for writing RTL Statements 	2*3=6
3.	a.	Timing Diagram and control unit explanation	3
		Phases of Instruction Cycle & Flow Chart	4
3.	b.	Format of instruction	2
	0.		3
		Calculation of instructions encoding to memory references.	4
4.	3#1	Different Instruction Codes	5
		• List and Explanation of memory, register, and I/O instructions	3*3=9
5.	a.	Three-Address Instruction Format	3
		 Zero-Address Instruction Format 	4
5.	b.	Any 5 differences	5
		Push &Pop operation	2
6.	a.	Block Diagram	4
		 Explanation of Control Word 	3
6.	b.	Block Diagram	4
		 Explanation of Control Word 	3
7.	-	Phases of Instruction Cycle & Flow Chart	5
		• Timing Diagram	5
		Pipeline Conflicts	4
8,	-	Programmed I/O-Flowchart, advantages & Disadvantages.	4
		 Interrupt-Initiated I/O-Flowchart, advantages & Disadvantages. 	4
		DMA-Block Diagram, Working, advantages & Disadvantage.	6
0			1
9.	a.	Required Hardware &Flowchart	4
	1	Example	3
9.	b.	• No of chips & No of address Lines for 1024 bytes	3
		No of chips & No of address Lines for 16K bytes	4
10.	a.	Characteristics & Hierarchy diagram	5
	1	System Performance	2
10.	Ъ.	• Cache memory	3
		 Associative and two way Set-Associative mapping 	2*2=4

Verhed by

Prepared by,