


FACULTY DETAILS



Name	G.P.S. PRASHANTHI
Designation	Assistant Professor
Department	Electronics & Communication Engineering
Specialization	V.L.S.I and Embedded Systems Design

Educational Qualifications				
Degree	Specialization	University/College	Year of Award	Percentage
M.Tech	VLSI and Embedded Systems Design	J.N.T.U, Kakinada	2013	82.57%
B.Tech	Electronics & Communication Engineering	J.N.T.U, Kakinada	2011	71.21%
Intermediate	M.P.C	Board of Intermediate Education, A.P.	2007	90%
S.S.C	---	Board of Secondary Education, A.P.	2005	84%

Area of Expertise	Digital Electronics, Micro Processors & Micro Controllers (MPMC), Embedded Systems, Very Large Scale Integration (V.L.S.I)
--------------------------	--

Technical Skills

Programming languages	Tools
<ul style="list-style-type: none">• C• Visual Basic• MATLAB• VHDL• Assembly Level Language• KEIL 'C'• Embedded 'C'	<ul style="list-style-type: none">• Turbo C• MASM• KEIL• Xilinx Spartan 3e• Mentor Graphics• Lauterbach• Green Hills

Experience Details

Institution	Position held	From date	To date	Years of Experience
Gayatri Vidya Parishad College of Engineering for Women	Assistant Professor	04-02-2014	Till date	5 years 10 months
Visakha College of Engineering	Assistant Professor	19-06-2011	13-11-2011	6months

Subjects Taught (UG)	<ul style="list-style-type: none">• C Programming Language (C)• Switching Theory and Logic Design (STLD)• Digital Logic Design (DLD)• Micro Processors and Micro Controllers (MPMC)• Satellite Communication (SC)• Embedded Systems (ES)• Linear Digital IC Applications (LDICA)
Subjects Taught (PG)	<ul style="list-style-type: none">• System On Chip (SOC)• CMOS Mixed Signal Circuit Design (CMSCD)• CMOS Digital IC design• Embedded Systems (ES)

Labs Dealed (UG)	<ul style="list-style-type: none">• C Programming Language (C) Lab• Digital Logic Design (DLD) Lab• Electronic Computer Aided Design (ECAD) Lab• Digital System Design & Digital IC Applications (DSD & DICA) Lab• Very Large Scale Integration (VLSI) Lab• Micro Processors and Micro Controllers (MPMC) Lab• Digital Signal Processing (DSP) Lab• Electronic Circuit Analysis (ECA) Lab• Digital Communication (DC) Lab• Micro Wave Engineering and Optical Communication (MWE & OC) Lab
-------------------------	---

Conferences/Workshops/FDPs/ Short Term Training Programs attended & NPTEL

Name of Program	National/ International	Venue	No. Of days	Month,Year
Conference on Advances in Radar, Communications and Network Enabled Technologies	National	Naval Science and Technological Laboratory (NSTL), Visakhapatnam.	2	Sept., 2013
FDP(Labs Training Program/ Hands on Experience)	National	GVPCEW	14	May-June 2014
FDP (Professional Improvement Program)	National	GVPCEW	2	June, 2015
FDP (TCS Remote Internship Program)	National	Geetham University	3	Aug., 2015
Workshop on Cognitive Radio Technologies (CRT)	National	GVPCEW	2	25th & 26th Sept., 2015
FDP(AWMC)	National	GVPCEW	4/8	Nov., 2015
Workshop on Electromagnetic and Radio Frequencies (EMRF)	National	GVPCEW	3	22nd – 24th Jan., 2016
FIP (Faculty Improvement Program) : VLSI lab (Mentor Graphics Backend Tool), MPMC lab.	National	GVPCEW	14	Apr-May, 2016
A Two day Workshop on Digital Communication and Wireless Communication Fundamentals	National	GVPCEW	2	22 nd and 23 rd dec, 2016
Two week ISTE on CMOS Mixed signal and RF VLSI Design (IIT Kharagpur)from	National	IIT Kharagpur	14	Dec 25th, 2016 To Feb 4th, 2017
Organized A Three Day Workshop On “Signal Processing and Communication Systems”	National	GVPCEW	3	15th Nov To 17th Nov, 2017
Participated in the Workshop “WCCS-2018”	National	GVPCEW	3	22nd March To 24th March, 2018.
Custom analog & digital IC design using mentor EDA tools (ADICD)	National	GVPCEW	3	27th – 29th sept, 2018
NPTEL (STLD) ELITE -60%	National	Online (IIT K) AICTE _FDP	12 Weeks	July – Oct,2018
A Three days Workshop on Custom Analog & Digital IC Design using Mentor EDA Tools (ADICD)	National	GVPCEW	3	27 th to 29 th September, 2018.

Papers / Books Published

Title	Name of Journal	National/ International	Year of publication with page Nos.
Development of Embedded Processor Based “Communication and Acquisition System”	The Institution of Electronics and Telecommunication Engineers (IETE)	National	Sept., 2013 Page No:35
Development of Embedded Processor Based “Communication and Acquisition System”	International Journal of Engineering Research & Technology (IJERT)	International	ISSN: 2278-0181, Volume. 2 Issue 10, Oct., 2013 Page No’s: 2340 to 2345
Enriched Pole Positioning Technique for Audio Applications	International Journal for Scientific Research & Development (IJSRD)	International	ISSN: 2321-0613, Volume. 3, Issue 1, Mar., 2015. Page No’s:1189 to 1191
Speech to Text Conversion using HMM	International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE)	International	ISSN: 2278 – 909X, Volume 5, Issue 3, March 2016. Page No’s: 557 to 560
Analog and Digital PLL with Single Ended Ring VCO for “Full Swing Symmetrical Even Phase Outputs”	International Journal of Computer Engineering In Research Trends (IJCERT)	International	ISSN (O): 2349-7084 Volume 3, Issue 8, August-2016, pp. 441-446
Low Power Adiabatic Logic Design	IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)	International	e-ISSN: 2278-2834,p- ISSN: 2278-8735. Volume 12, Issue 1, Ver. III (Jan.-Feb. 2017), PP 28-34
Design and Implementation of High speed counters using “MUX based Full Adder (MFA)”	IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)	International	e-ISSN: 2278-2834,p- ISSN: 2278-8735. Volume 14, Issue 4, Ser. I (Jul.-Aug. 2019), PP 57-64

DETAILS	NUMBER
No. of UG students guided	03
No of PG students guided	02
No of Publications in International Journals	06
No of Publications in National Journals	---
No. of Publications In International Conferences	---
No of Publications in National Conferences	01

No of Books Published	---
-----------------------	-----

Professional Body Memberships	ISTE LIFE TIME MEMBERSHIP
--------------------------------------	---------------------------

G. P. S. Prasanthi

(G.P.S. Prasanthi)

Date: 4-12-2019

SIGNATURE